

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

AMENDMENTS

IN THE CLAIMS

Please enter the below claim amendments.

1. (Currently Amended) A circuit, comprising:
 - a source of a limited current connected between to a power source and a first node;
 - a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node to provide a level-shifted output signal at the first node; and
 - a second semiconductor device, having an input connected to an input signal, and having an output connected to the second node, the second semiconductor device being a low-voltage device.
2. (Original) The circuit of claim 1 wherein the source of a limited current is a semiconductor device which performs as a weak current source.
3. (Original) The circuit of claim 1 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.
4. (Original) The circuit of claim 1 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.
5. (Original) The circuit of claim 1 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the bias voltage, the drain being connected to the first node, and the source being connected to the second node.

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No : INTEL12

6. (Currently Amended) A circuit, comprising:

a source of a limited current connected between to a power source and a first node;

a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node to provide an output signal at the first node;

a second semiconductor device, having an input connected to an input signal, and having an output connected to the second node, wherein the second semiconductor is a low-voltage device; and

a driver having an input connected to the first node and having an output to provide a level-shifted output signal.

7. (Original) The circuit of claim 6 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

8. (Original) The circuit of claim 6 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.

9. (Original) The circuit of claim 6 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device and the driver are rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.

10. (Original) The circuit of claim 6 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

11. (Original) The circuit of claim 6 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the bias voltage, the drain being connected to the first node, and the source being connected to the second node.

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No : INTEL12

12. (Currently Amended) A circuit, comprising:

a source of a limited current connected between to a power source and a first node;

a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node to provide a level-shifted output signal at the first node; and

a plurality of second semiconductor devices, the plurality being in a series-connected configuration, one end of the plurality being connected to the second node, each second semiconductor device of the plurality of second semiconductor devices having an input connected to a corresponding one of a plurality of input signals, and each second semiconductor device being a low-voltage device.

13. (Original) The circuit of claim 12 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

14. (Original) The circuit of claim 12 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor devices is not rated to withstand the predetermined voltage.

15. (Original) The circuit of claim 12 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

16. (Original) The circuit of claim 12 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.

17. (Currently Amended) A circuit, comprising:

a source of a limited current connected to a first node;

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node;

a plurality of second semiconductor devices, the plurality being in a series-connected configuration, one end of the plurality being connected to the second node, each second semiconductor device of the plurality of second semiconductor devices having an input connected to a corresponding one of a plurality of input signals, each second semiconductor device being a low-voltage device; and

a driver, having an input connected to the first node, and having an output to provide a level-shifted output signal.

18. (Original) The circuit of claim 17 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

19. (Original) The circuit of claim 17 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor devices is not rated to withstand the predetermined voltage.

20. (Original) The circuit of claim 17 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device and the driver are rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor devices is not rated to withstand the predetermined voltage.

21. (Original) The circuit of claim 17 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

22. (Original) The circuit of claim 17 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.

Application. No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

23. (Currently Amended) A memory, comprising:

a control circuit to provide a first signal, the first signal having a first voltage;
a source of a limited current connected between to-a power source and a first node;
a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node to provide a second signal at the first node, the second signal having a second voltage, the second voltage being greater than the first voltage;
a second semiconductor device, having an input connected to the control circuit and responsive to the first signal from the control circuit, and having an output connected to the second node, the second semiconductor device being a low-voltage device; and
a memory cell responsive to the second signal.

24. (Currently Amended) The ~~circuit~~ memory of claim 23 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

25. (Currently Amended) The ~~circuit~~ memory of claim 23 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.

26. (Currently Amended) The ~~circuit~~ memory of claim 23 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

27. (Currently Amended) The ~~circuit~~ memory of claim 23 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.

28. (Currently Amended) A memory, comprising:

a control circuit to provide a first signal, the first signal having a first voltage;
a source of a limited current connected between to-a power source and a first node;

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

a first semiconductor device having an input connected to a bias voltage, being connected between the first node and a second node;

a second semiconductor device, having an input connected to the control circuit and responsive to the first signal from the control circuit, and having an output connected to the second node, the second semiconductor device being a low-voltage device; and

a driver having an input connected to first node and an output to provide a second signal, the second signal having a second voltage, the second voltage being greater than the first voltage; and

a memory cell responsive to a second signal.

29. (Currently Amended) The circuit memory of claim 28 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

30. (Currently Amended) The circuit memory of claim 28 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.

31. (Currently Amended) The circuit memory of claim 28 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device and the driver are rated to withstand the predetermined voltage, and wherein the second semiconductor device is not rated to withstand the predetermined voltage.

32. (Currently Amended) The circuit memory of claim 28 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

33. (Currently Amended) The circuit memory of claim 28 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.

Application. No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

34. (Currently Amended) A memory, comprising:

a control circuit to provide a plurality of first signals, at least one signal of the plurality of first signals having a first voltage;

a source of a limited current connected between ~~to-a power source and a first node~~;

a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node to provide a second signal at the second node, the second signal having a second voltage, the second voltage being greater than the first voltage;

a plurality of second semiconductor devices, the plurality being in a series-connected configuration, one end of the plurality being connected to the second node, each second semiconductor device of the plurality of second semiconductor devices having an input connected to a corresponding first signal of the plurality of first signals, each second semiconductor device being a low-voltage device; and

a memory cell responsive to a second signal.

35. (Currently Amended) The ~~circuit~~ memory of claim 34 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

36. (Currently Amended) The ~~circuit~~ memory of claim 34 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor device is not rated to withstand the predetermined voltage.

37. (Currently Amended) The ~~circuit~~ memory of claim 34 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

38. (Currently Amended) The ~~circuit~~ memory of claim 34 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

39. (Currently Amended) A memory, comprising:

a control circuit to provide a plurality of first signals, at least one signal of the plurality of first signals having a first voltage;

a source of a limited current connected between to a power source and a first node;

a first semiconductor device having an input connected to a bias voltage, and being connected between the first node and a second node;

a plurality of second semiconductor devices, the plurality being in a series-connected configuration, one end of the plurality being connected to the second node, each second semiconductor device of the plurality of second semiconductor devices having an input connected to a corresponding first signal of the plurality of first signals, each second semiconductor device being a low-voltage device;

a driver having an input connected to first node and an output to provide the second signal, the second signal having a second voltage, the second voltage being greater than the first voltage; and

a memory cell responsive to the second signal.

40. (Currently Amended) The circuit memory of claim 39 wherein the source of a limited current is a semiconductor device which performs as a weak current source.

41. (Currently Amended) The circuit memory of claim 39 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device is rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor devices is not rated to withstand the predetermined voltage.

42. (Currently Amended) The circuit memory of claim 39 wherein the source of a limited current is connected to a predetermined voltage, wherein the first semiconductor device and the driver are rated to withstand the predetermined voltage, and wherein at least one second semiconductor device of the plurality of second semiconductor devices is not rated to withstand the predetermined voltage.

Application No. 10/747,802
Filing Date: 12/29/2003
Attorney Docket No.: INTEL12

43. (Currently Amended) The ~~circuit~~ memory of claim 39 wherein the first semiconductor device is a metal oxide semiconductor transistor connected in a source-follower configuration.

44. (Currently Amended) The ~~circuit~~ memory of claim 39 wherein the first semiconductor device is a metal oxide semiconductor transistor having a gate, a drain, and a source, the gate being the input connected to the predetermined voltage, the drain being connected to the first node, and the source being connected to the second node.